0000002603 15S 2SWS SE Master Seminar Resource-Aware Computing (IN2183,IN2107,IN0014)   Hilfe Logo

LV - Detailansicht

Wichtigste Meldungen anzeigenMeldungsfenster schließen
Allgemeine Angaben
Master Seminar Resource-Aware Computing (IN2183,IN2107,IN0014) 
Sommersemester 2015
... alle LV-Personen
Informatik 5 - Lehrstuhl für Wissenschaftliches Rechnen (Prof. Bungartz)
Angaben zur Abhaltung
In the last ten years the period of vast increases in processing power mostly achieved by increasing the clock frequency of a processor has come to an end. Instead, computer architectures are getting more complex in order to accommodate the growing demand for processing power. Modern CPUs typically have a wide range of SIMD instructions for fine-grained data parallelism, and are capable of executing several threads on each of their several cores. Memory accesses are passed through multiple cache levels to hide memory access latencies. In addition to that, hardware specialized in performing massively parallel computations is getting more and more popular. Examples are GPUs and accelerators such as the Xeon Phi. In the HPC context, several nodes, each with its own CPU(s) and GPU(s) may be joined into a cluster.

Regular programming techniques and paradigms are no longer sufficient to fully utilize this hardware. Frameworks such as OpenCL take the structure and heterogeneity of the underlying hardware into account and provide the programming environment to expose all available resources, such as GPUs and accelerators. Novel approaches (such as invasive computing) expose the allocation of resources to the users, allowing them to request required resources and, by offering the reallocation of resources at runtime, enabling them to adapt to changing computing demands.

The behavior of the hardware at runtime also needs to be considered. Modern Cluster architectures are not necessarily capable to run at peak utilization 100% of the time. To avoid the overheating of the hardware and the resulting degradation of the silicon, the clock frequency of the CPU may be drastically reduced, or single nodes may even be shut down completely for a time. Taking these problems into account is an additional challenge developers face today.

Invasive Computing: Concepts

Invasive Computing: The Framework

Dark silicon (hardware, current Trends, etc)

Faults and Fault-Tolerance

Resource management for shared-/distributed-memory architectures

Resource management for heterogeneous architectures

Invasive algorithms

Invasive Network-on-a-Chip architectures (iNoCs)

Hardware-aware security mechanisms

Heterogeneous computing frameworks: OpenCL

Characterization of problems and extraction of patterns

Power Saving by Dynamic Voltage and Frequency Scaling (DVFS) and Power Capping (PC)

The seminar will (partly) discuss research executed in the collaorative research unit Invasive Computing funded by the German Research Foundation (DFG).
Für die Anmeldung zur Teilnahme müssen Sie sich in TUMonline als Studierende/r identifizieren.